Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › DRAM cell for reducing layout area and fabricating method thereof

DRAM cell for reducing layout area and fabricating method thereof

US Patent 10177153 · Granted Jan 8, 2019

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM cell array using facing bar and method of fabricating the same2020
NAND flash memory device having facing bar and method of fabricating the same2019
Flash memory device reducing layout area2015
Content addressable memory device2007
Content addressable memory device2006
Layout method of semiconductor device2005
Semiconductor device having input buffers2002