Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Capped through-silicon-vias for 3D integrated circuits

Capped through-silicon-vias for 3D integrated circuits

US Patent 10170399 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scanned data processing method and apparatus, device, and medium2025
Scanner2025
Method and apparatus for processing scanning data, device, and medium2025
Method and apparatus for generating three-dimensional model, device, and storage2024
Method for isolating a conductive via from a glass substrate2023
Fabrication methods for nanodelivery systems for long term controlled delivery o2021
Fabrication methods for nanodelivery systems for long term controlled delivery o2021
Capped through-silicon-vias for 3D integrated circuits2020
Capped through-silicon-vias for 3D integrated circuits2020
Self-aligned masks and methods of use2016
Methods for making controlled delivery devices having zero order kinetics2015
Multiple copper vias for integrated circuit metallization2006