Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › LDPC decoder design to significantly increase throughput in ASIC by utilizing pseudo two port memory structure

LDPC decoder design to significantly increase throughput in ASIC by utilizing pseudo two port memory structure

US Patent 10168938 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Satellite return link communications using 1+N-ary signal constellation2025
VSAT demodulator architecture for beam hopping satellite systems2025
Trumpet expandable vertebral device and assembly thereof2025
Systems and methods for improving communication throughput2025
Grafting device and grafting method based on UV adhesive2025
Using erasure coding on partial code block communication interruption2025
Flexible-rigid integrated gripper for harvesting fruits and vegetables in breaki2025
Transmodulation for a multi-beam satellite communication system2025
Transmodulation for a multi-beam satellite communication system2025
Simplified system and method for bit-interleaved coded modulation with iterative2025
Simplified system and method for bit-interleaved coded modulation with iterative2025
Nozzle device for plant protection unmanned aerial vehicle and droplet diameter 2025