Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tester with acceleration on memory and acceleration for automatic pattern generation within a FPGA block

Tester with acceleration on memory and acceleration for automatic pattern generation within a FPGA block

US Patent 10161993 · Granted Dec 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for acquisition of test data2021
Method and system for acquisition of test data2020
Test architecture having multiple FPGA based hardware accelerator blocks for tes2018
Tester with mixed protocol engine in a FPGA block2018
Tester with acceleration for packet building within a FPGA block2017
Methods and apparatus for estimating a position of a stuck-at defect in a scan c2012
Dynamic mask memory for serial scan testing2011
Apparatus for locating a defect in a scan chain while testing digital logic2010
Circuit for controlling character attributes in a word processing system having 1983
Word processing system employing a plurality of general purpose processor circui1983
Circuit for controlling information on a display1983
Communications systems for a word processing system employing distributed proces1983