Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache memory clock generation circuits for reducing power consumption and read errors in cache memory

Cache memory clock generation circuits for reducing power consumption and read errors in cache memory

US Patent 10156887 · Granted Dec 18, 2018

Estimated economic value: $7,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for reducing power consumption in a content addressable mem2012
Apparatus and method for power savings in high-performance CAM structures2006
Cam-driven four-way head restraint assembly2005
Method and structure for a CAMRAM cache memory2003