Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Writing to contiguous memory addresses in a network on a chip architecture

Writing to contiguous memory addresses in a network on a chip architecture

US Patent 10152352 · Granted Dec 11, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Roller search unit having integrated digital circuitry for detecting rail defect2025
Utility body for housing system for detecting defects in rail2025
Methods and apparatus for data descriptors for high speed data systems2024
Methods and apparatus for high-speed data bus connection and fabric management2023
Methods and apparatus for DMA engine descriptors for high speed data systems2022
Intravascular devices, systems, and methods2018
Performing write operations in a network on a chip device2018
Performing write operations in a network on a chip device2018
Performing read operations in network on a chip architecture2017
Performing read operations in network on a chip architecture2017
Topology discovery in a computing system2017
Pressure-based system and method for determining cardiac stroke volume2010