Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing a memory operation time in a non-volatile memory device and corresponding non-volatile memory device

Method for reducing a memory operation time in a non-volatile memory device and corresponding non-volatile memory device

US Patent 10147490 · Granted Dec 4, 2018

Estimated economic value: $8,035,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for in-memory convolutional computation and corresponding integrated circ2025
Electronic system, integrated circuit, and method for generating sequential sign2025
Voltage regulator device, corresponding method and data storage system2025
Voltage regulator device, corresponding method and data storage system2025
Device with synchronous output2025
Protection of an integrated circuit2025
Method for accessing memory cells, corresponding circuit and data storage device2025
Integrated circuit including a physically unclonable function device and corresp2025
Method and apparatus for convolutional computation based on floating gate NVM ar2024
Physically unclonable function device2024
Non-volatile memory device readable only a predetermined number of times2024
Non-volatile memory device with improved cell cycling and corresponding method f2024