Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method to preclude load replays dependent on write combining memory space access in an out-of-order processor

Apparatus and method to preclude load replays dependent on write combining memory space access in an out-of-order processor

US Patent 10146540 · Granted Dec 4, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cache system with a primary cache and an overflow cache that use different index2023
L1D to L2 eviction2022
Tablewalk takeover2022
Neural network unit that interrupts processing core upon condition2022
Neural network unit that interrupts processing core upon condition2022
Neural network unit that manages power consumption based on memory accesses per 2022
Processor with memory controller including dynamically programmable functional u2021
Neural network unit2021
Neural network unit with plurality of selectable output functions2020
Processor with selective data storage (of accelerator) operable as either victim2020
Neural network unit that performs convolutions using collective shift register a2020
Processor with memory array operable as either cache memory or neural network un2020