Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of manufacturing semiconductor devices including gate pattern, multi-channel active pattern and diffusion layer

Methods of manufacturing semiconductor devices including gate pattern, multi-channel active pattern and diffusion layer

US Patent 10141427 · Granted Nov 27, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for making porous graphene membranes and membranes produced using the met2025
Semiconductor devices2025
Integrated circuit devices and methods of manufacturing the same2025
Integrated circuit device and method of manufacturing the same2025
Semiconductor device including epitaxial region2025
Integrated circuit device2025
Semiconductor devices having highly integrated sheet and wire patterns therein2025
Semiconductor including active contact buried portions2024
Integrated circuit device2024
Semiconductor devices and method of fabricating the same2024
Semiconductor device2024
Integrated circuit device and method of manufacturing the same2024