Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vertical noise reduction in 3D stacked semiconductor devices

Vertical noise reduction in 3D stacked semiconductor devices

US Patent 10134729 · Granted Nov 20, 2018

Estimated economic value: $3,596,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decision feedback equalization embedded in slicer2024
Circuits, equalizers and related methods2023
Decision feedback equalization embedded in slicer2023
Circuits, equalizers and related methods2022
Vertical noise reduction in 3D stacked semiconductor devices2022
Decision feedback equalization embedded in a slicer2022
Vertical noise reduction in 3D stacked semiconductor devices2020
Tunable gain amplifier2020
Read-write data translation technique of asynchronous clock domains2020
Superamphiphobic surfaces and compositions and methods of forming the same2019
Read-write data translation technique of asynchronous clock domains2018
System and method for chip system timing compensation2016