Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fault localization and error correction method for self-checking binary signed-digit adder and digital logic circuit for the method

Fault localization and error correction method for self-checking binary signed-digit adder and digital logic circuit for the method

US Patent 10133624 · Granted Nov 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

TCAM architecture where content-based search is conductible2021
Self-healing, fault-tolerant FPGA computation and architecture2017
Method for packet classification and device therefor2016
Liquid crystal display device2015
Mixed-type adder comprising multiple sub-adders having different carry propagati2009