Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous, internal clock edge alignment for integrated circuit testing

Synchronous, internal clock edge alignment for integrated circuit testing

US Patent 10128828 · Granted Nov 13, 2018

Estimated economic value: $5,093,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive voltage margin techniques2025
Apparatus and methods for detecting a microphone condition2025
Clock signal transitioning for multi-mode audio processing systems2025
Apparatus and methods for detecting a microphone condition2023
Highly linear input and output rail-to-rail amplifier2021
Microphone bias apparatus and method2020
Microphone bias apparatus and method2020
Synchronous differential signaling protocol2019
Synchronous differential signaling protocol2019
Synchronous differential signaling protocol2019
Multi-bit pulsed latch cell for use in an integrated circuit2017
Multi-bit pulsed latch cell for use in an integrated circuit2016