Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › CMOS devices having charged punch-through stopper layer to reduce punch-through and methods of manufacturing the same

CMOS devices having charged punch-through stopper layer to reduce punch-through and methods of manufacturing the same

US Patent 10128244 · Granted Nov 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Metallization stack and method of manufacturing the same, and electronic device 2025
Method of detecting crystallographic defects and method of growing an ingot2025
Method for verification of conductivity type of silicon wafer2025
Semiconductor apparatus with isolation portion between vertically adjacent eleme2025
Redirection between local and remote systems for web browsers2025
Measuring method of resistivity of a wafer2025
Semiconductor apparatus, manufacturing method therefor, and electronic equipment2025
MRAM, method of manufacturing the same, and electronic device including the MRAM2025
Semiconductor device having ferroelectric layer in recess and method for manufac2025
Semiconductor device and method of manufacturing the same, and electronic appara2025
Semiconductor device, method of manufacturing the same and electronic device inc2025
Semiconductor memory device, method of manufacturing the same, and electronic de2025