{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory system architecture including semi-network topology with shared output channels", "item": "https://www.patentleaderboard.com/patent/10127165"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory system architecture including semi-network topology with shared output channels

Memory system architecture including semi-network topology with shared output channels

US Patent 10127165 · Granted Nov 13, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computational storage acceleration using DRAM sharing between SSD in all-flash a2025
Anti-malware algorithm and HW/FW for internal SSD health and storage space prote2025
Reviving faulty NAND by AI data modulation2025
Fast combined chase and GMD decoding of generalized Reed-Solomon codes2025
Setting optimal threshold voltages for reading data from a memory device based o2025
Generalized hierarchical concatenated codes with fixed dimension and code length2025
Cross-point memory device and method for converting and storing write data and a2025
Meta model extension for a machine learning equalizer2025
Low-power systematic ECC encoder with balancing bits2025
High throughput polar codeword decoding by decoding bch sub-code in polar code s2025
Acceleration of S-polar ECC throughput by scheduler2025
Fast polynomial division by monomial for Reed-Solomon ELP maintenance2025