Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive techniques for improving performance of hardware transactions on multi-socket machines

Adaptive techniques for improving performance of hardware transactions on multi-socket machines

US Patent 10127088 · Granted Nov 13, 2018

Estimated economic value: $34,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for safely subscribing to locks using hardware extensions2025
Systems and methods for safely subscribing to locks using hardware extensions2025
Critical section speedup using help-enabled locks2025
Critical section speedup using help-enabled locks2025
Critical section speedup using help-enabled locks2025
Global secondary path locking technique enabling high read concurrency for read-2025
Compact NUMA-aware locks2025
Ticket locks with enhanced waiting2025
Reader bias based locking technique enabling high read concurrency for read-most2025
Hardware transactional memory-assisted flat combining2025
Hardware transactional memory-assisted flat combining2025
System and method for acquiring and releasing a lock using compact and scalable 2024