Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus having cache memory disposed in a memory transaction path between interconnect circuitry and a non-volatile memory, and corresponding method

US Patent 10120808 · Granted Nov 6, 2018

Assignee

Inventors

View full patent text on Google Patents →