Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory transaction with reduced latency

Memory transaction with reduced latency

US Patent 10120586 · Granted Nov 6, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multilevel memory bus system2020
Multi-dimensional computer storage system2020
Scatter-gather approach for parallel data transfer in a mass storage system2019
Data storage system with configurable prefetch buffers2019
Data storage system with configurable prefetch buffers2019
Data storage system with configurable prefetch buffers2019
Bus arbitration with routing and failover mechanism2019
Bus arbitration with routing and failover mechanism2019
Multilevel memory bus system2018
Multi-level message passing descriptor2018
Storage system with distributed ECC capability2018
Scatter-gather approach for parallel data transfer in a mass storage system2018