Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data bit inversion tracking in cache memory to reduce data bits written for write operations

Data bit inversion tracking in cache memory to reduce data bits written for write operations

US Patent 10115444 · Granted Oct 30, 2018

Estimated economic value: $9,522,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Toilet and individual excreta disposal system including same2025
Power level comparator with switching input2025
Memory with scan chain testing of column redundancy logic and multiplexing2025
Systems, methods and apparatus for synchronization of multiple processing device2025
System and method for synchronizing processing between a plurality of processors2024
Message synchronization system2024
Memory with scan chain testing of column redundancy logic and multiplexing2024
Power down mode for universal flash storage (UFS)2022
Flash memory device with data fragment function2021
Power down mode for universal flash storage (UFS)2020
Transistor noise tolerant, non-volatile (NV) resistance element-based static ran2020
Dynamic memory protection2020