Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable low-latency mesh interconnect for switch chips

Scalable low-latency mesh interconnect for switch chips

US Patent 10102168 · Granted Oct 16, 2018

Estimated economic value: $321,739,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power throttle for network switches2024
Power throttle for network switches2024
Power throttle for network switches2022
Power throttle for network switches2022
Weighted cost multipath packet processing2021
Scalable, low latency, deep buffered switch architecture2020
Network function virtualization management system2020
System for accelerated network route update through exclusive access to routing 2019
End to end flow control2019
Flexible flow table with programmable state machine2018
Flexible flow table with programmable state machine2018
Relaxed ordering network2018