Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor, accelerator, and direct memory access controller within a core reading/writing local synchronization flag area for parallel

Processor, accelerator, and direct memory access controller within a core reading/writing local synchronization flag area for parallel

US Patent 10095657 · Granted Oct 9, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

X-ray inspection apparatus used for an inspection of a substrate, X-ray inspecti2025
Timetable creation apparatus, timetable creation method, and automatic vehicle c2025
Timetable modification device and automatic train control system2023
Transport navigation system and transport navigation method2023
Parallel program generating method and parallelization compiling apparatus2020
Parallel program generating method and parallelization compiling apparatus2020
Liquid crystal compound having benzopyran skeleton, liquid crystal composition, 2019
Parallelization compiling method, parallelization compiler, and vehicular device2019
Parallelization compiling method, parallelization compiler, and vehicular device2019
Display apparatus for displaying image data received from an image pickup appara2019
Liquid crystal compound having vinylene group, liquid crystal composition and li2018
X-ray inspection apparatus and control method2018