Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for reducing power consumption of latch-based circuits

Systems and methods for reducing power consumption of latch-based circuits

US Patent 10083267 · Granted Sep 25, 2018

Estimated economic value: $33,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory efficient and scalable approach to stimulus (waveform) reading2024
Memory efficient and scalable approach to stimulus (waveform) reading2023
Integrated circuit analysis using a multi-level data hierarchy implemented on a 2023
Systems and methods for estimating a power consumption of a register-transfer le2020
Systems and methods for estimating a power consumption of a register-transfer le2020
Systems and methods for reducing power consumption of latch-based circuits2019
Systems and methods for reducing power consumption of latch-based circuits2019
Method and apparatus for estimating ideal power of an integrated circuit design2019
Display screen with a messaging split screen graphical user interface2018
Systems and methods for estimating a power consumption of a register-transfer le2018
Systems and methods for estimating a power consumption of a register-transfer le2018
Systems, methods and storage media for clock tree power estimation at register t2018