Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and devices for reducing program disturb in non-volatile memory cell arrays

Methods and devices for reducing program disturb in non-volatile memory cell arrays

US Patent 10074438 · Granted Sep 11, 2018

Estimated economic value: $11,473,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data loss protection for memory systems and devices2025
One-time programmable (ROTP) NVM2025
Continuous monotonic counter for memory devices2024
Multibit memory device and method of operating the same2024
Erase power loss indicator (EPLI) implementation in flash memory device2024
Continuous monotonic counter for memory devices2023
Dynamic configuring of reliability and density of non-volatile memories2022
Non-volatile memory device and method of blank check2020
Non-volatile memory array with memory gate line and source line scrambling2019
Non-volatile memory array with memory gate line and source line scrambling2019
Non-volatile memory array with memory gate line and source line scrambling2018
Restoring ECC syndrome in non-volatile memory devices2018