Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scalable and parameterized VLSI architecture for compressive sensing sparse approximation

Scalable and parameterized VLSI architecture for compressive sensing sparse approximation

US Patent 10073701 · Granted Sep 11, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for pruning binary neural networks guided by weight flipping2025
Lapran: a scalable laplacian pyramid reconstructive adversarial network for flex2025
Generic compression ratio adapter for end-to-end data-driven compressive sensing2023
Selective sensing: a data-driven nonuniform subsampling approach for computation2023
In-ear speaker2023
LAPRAN: a scalable Laplacian pyramid reconstructive adversarial network for flex2022
Load-induced resonance-shift-keying modulation scheme for simultaneous near-fiel2022
Electrode agnostic, supply variant stimulation engine for implantable neural sti2022
Dynamic head-related transfer function2022
Systems and methods for low-power near-field-communication2021
Load adaptive, reconfigurable active rectifier for multiple input multiple outpu2021
High input impedance, high dynamic range, common-mode-interferer tolerant sensin2021