Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power SerDes architecture and protocol

Low power SerDes architecture and protocol

US Patent 10069660 · Granted Sep 4, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic timing loop gain to compensate phase interpolation nonlinearities2025
Dynamic timing loop gain to compensate phase interpolation nonlinearities2025
Transitioning between signal constellations2025
Transitioning between signal constellations2025
Active cable with remote end control access2024
Ethernet link extension method and device2024
Active redundant Y-cable with power sharing2024
Reduced-complexity maximum likelihood sequence detector suitable for m-ary signa2023
Receiver using pseudo partial response maximum likelihood sequence detection2023
Receiver with threshold level finder2023
Active ethernet cable with broadcasting and multiplexing for data path redundanc2023
Onboard/co-packaged optics with transmit-side equalization2023