{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Apparatuses and methods for variable latency memory operations", "item": "https://www.patentleaderboard.com/patent/10067890"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for variable latency memory operations

Apparatuses and methods for variable latency memory operations

US Patent 10067890 · Granted Sep 4, 2018

Estimated economic value: $25,007,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory failure prediction and mitigation2025
Host controlled electronic device testing2025
Write booster buffer and hibernate2025
Reliable and efficient boot logical unit access2025
Data block refresh during read access2025
Techniques for data refresh based on environmental conditions2025
Host controlled media testing of memory2025
Data defragmentation control2025
Reading sequential data using mapping information stored at a host device2025
Memory bank protection2025
Memory address translation for data protection and recovery2025
Determining available resources for storing data2025