Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Latency reduction for direct memory access operations involving address translation

Latency reduction for direct memory access operations involving address translation

US Patent 10061724 · Granted Aug 28, 2018

Estimated economic value: $15,945,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bonding multiple peripheral ports to a single virtual machine2025
Write protection using an immutable root of trust2025
System for live migration of virtual machines with assigned peripheral devices2024
Address validation using signatures2024
System for live migration of virtual machines with assigned peripheral devices2023
Address validation using signatures2023
System for live migration of virtual machines with assigned peripheral devices2022
Address validation using signatures2022
Safe oversubscription of connection tracking entries2021
Increasing granularity of dirty bit information in hardware assisted memory mana2021
TLB shootdowns for low overhead2021
Data caching2021