Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Computing device with frames/bins structure, mentor layer and plural operand processing

Computing device with frames/bins structure, mentor layer and plural operand processing

US Patent 10061511 · Granted Aug 28, 2018

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Computing device with resource manager and civilware tier2021
Electronic computer-aided design tool2021
Enhanced security computer processor with mentor circuits2020
Computer processor with operand/variable-mapped namespace2018
Processor with frames/bins structure in local high speed memory2018
Processor with logical mentor2018
Electronic computer-aided design tool2018
Processor that uses plural form information2018
Matrices with memories2002
Automated sorting system for matrices with memory2001
Method for tagging and screening molecules2001
Solid support matrices with memories and combinatorial libraries therefrom2001