Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined SAR ADC using comparator as a voltage-to-time converter with multi-bit second stage

Pipelined SAR ADC using comparator as a voltage-to-time converter with multi-bit second stage

US Patent 10061272 · Granted Aug 28, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Body-driven pseudorandom signal injection for biomedical acquisition channel cal2018
System and method for dynamic path-mismatch equalization in time-interleaved ADC2016
System and method for dynamic path-mismatch equalization in time-interleaved ADC2016
Dynamic offset injection for CMOS ADC front-end linearization2015
Light emitting diode lamp2013
Light emitting diode lamp2013
Comparison device and analog-to-digital converter2009
CMOS gain boosting scheme using pole isolation technique2001