Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power scheme for bit flipping low density parity check decoder

Low power scheme for bit flipping low density parity check decoder

US Patent 10050642 · Granted Aug 14, 2018

Estimated economic value: $5,138,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Optical mode converter and method for manufacturing the same2022
Human negligence warning method based on augmented reality2022
Error correction code unit, self-test method and associated controller applied t2019
Channel controlling device for improving data reading efficiency2018
Error correction code unit, self-test method and associated controller applied t2017
Channel controlling device for improving data reading efficiency2017
Method, controller, and memory device for correcting data bit(s) of at least one2015
MEMS optical switch with self-assembly structure2006