Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partially asynchronous clock scheme for SAR ADC

Partially asynchronous clock scheme for SAR ADC

US Patent 10050639 · Granted Aug 14, 2018

Estimated economic value: $18,172,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SAR ADC with bottom-plate sampling and mismatch error shaping2025
Successive approximation register analog-to-digital converter with programmable 2025
Successive approximation register analog-to-digital converter with programmable 2025
Self calibrating digital-to-analog converter2024
Analog-to-digital converter (ADC) having calibration2024
Integrated circuit (IC) having an analog multiplexer (MUX)2024
Integrated circuit (IC) having an analog multiplexer (MUX)2024
Digital to analog converter2024
Charge injection protection devices and methods for input/output interfaces2023
Analog front-end circuit capable of use in a sensor system2023
Integrated circuit having a differential transmitter circuit2023
Noise-shaping analog-to-digital converter2022