Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for a memory device with dual common data I/O lines

Apparatuses and methods for a memory device with dual common data I/O lines

US Patent 10049722 · Granted Aug 14, 2018

Estimated economic value: $28,778,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices with multiple sets of latencies and methods for operating the sam2025
Apparatuses and methods for training operations2025
Apparatuses and methods for configurable memory array bank architectures2024
Method for producing semiconducting single-walled carbon nanotube dispersion2024
Method for producing semiconducting single-walled carbon nanotube dispersion2024
Memory devices with multiple sets of latencies and methods for operating the sam2024
Dispersant for power storage device positive electrode2024
Dispersant composition for carbon nanotube2024
Negative electrode for non-aqueous electrolyte secondary battery, and non-aqueou2023
Method for producing semiconducting single-walled carbon nanotube dispersion2023
Apparatuses and methods for configurable memory array bank architectures2023
Apparatuses and methods for configurable memory array bank architectures2021