Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system

Bit-mapped DMA transfer with dependency table configured to monitor status so that a processor is not rendered as a bottleneck in a system

US Patent 10042799 · Granted Aug 7, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Bit-mapped DMA transfer with dependency table configured to monitor channel betw2020
Adaptive power cycle sequences for data recovery2020
Bus arbitration with routing and failover mechanism2019
Bus arbitration with routing and failover mechanism2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Bit-mapped DMA transfer with dependency table configured to monitor status so th2019
Adaptive power cycle sequences for data recovery2019
Bit-mapped DMA and IOC transfer with dependency table comprising plurality of in2018
Bit-mapped DMA and IOC transfer with dependency table comprising plurality of in2018