Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming semiconductor device having gate dielectric surrounding at least some of channel region and gate electrode surrounding at least some of gate dielectric

Method of forming semiconductor device having gate dielectric surrounding at least some of channel region and gate electrode surrounding at least some of gate dielectric

US Patent 10026826 · Granted Jul 17, 2018

Estimated economic value: $7,210,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Package substrate, chip package and integrated circuit chip2025
Semiconductor device and manufacturing method thereof2025
Multi-gate semiconductor device and method for forming the same2025
Contacts for highly scaled transistors2025
Contacts for highly scaled transistors2025
Series of parallel sensing operations for multi-level cells2025
Memory device, semiconductor device, and method of fabricating semiconductor dev2025
Architecture with stacked N and P transistors with a channel structure formed of2025
Nanowire stack GAA device with inner spacer and methods for producing the same2025
Memory cell and semiconductor device having the same2024
Devices having a semiconductor material that is semimetal in bulk and methods of2024
Devices having a semiconductor material that is semimetal in bulk and methods of2024