Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level back-end fabrication systems and methods

Wafer-level back-end fabrication systems and methods

US Patent 10020343 · Granted Jul 10, 2018

Estimated economic value: $14,298,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Superlattice-based detector systems and methods2024
Dual color detection systems and methods2024
Semiconductor device interconnection systems and methods2024
Semiconductor device interconnection systems and methods2024
Fully traceable and intermediately deterministic rule configuration and assessme2023
PIN photodetector2023
Alignment features for hybridized image sensor2022
Method and systems for coupling semiconductor substrates2021
Device and method for amplitude modulated optical pickup for a stringed instrume2020
PIN photodetector2020
System and method of mitigating electromagnetic interference (EMI) in modulated 2020
Extended short-wave infrared strain-layered superlattice on indium arsenide subs2019