Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Layout of transmission vias for memory device

Layout of transmission vias for memory device

US Patent 10020289 · Granted Jul 10, 2018

Estimated economic value: $35,377,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Layout of conductive vias for semiconductor device2025
Bank and channel structure of stacked semiconductor device2023
Bank and channel structure of stacked semiconductor device2021
Layout of transmission vias for memory device2017
Semiconductor device including stacked semiconductor chips2017
Semiconductor device2016
Semiconductor device including stacked semiconductor chips2015
Semiconductor device2015
Semiconductor device including stacked semiconductor chips2014
Stacked semiconductor device and method of testing the same2014
Semiconductor device2014
Semiconductor device and information processing system including the same2014