Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock alignment scheme for data macros of DDR PHY

Clock alignment scheme for data macros of DDR PHY

US Patent 10014866 · Granted Jul 3, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods, systems, and devices for counterfactual-based incrementality measuremen2023
Methods, systems, and devices for counterfactual-based incrementality measuremen2021
Framework for marketplace analysis2021
Methods, systems, and devices for counterfactual-based incrementality measuremen2021
Multi-protocol receiver2020
Multi-protocol receiver2020
Method and apparatus for operating programmable clock divider using reset paths2020
Digital voltmeter2019
Digital voltmeter2019
Method and apparatus of operating synchronizing high-speed clock dividers to cor2019
Receiver for handling high speed transmissions2019
Methods, systems, and devices for counterfactual-based incrementality measuremen2019