Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuits, methods and interface circuitry to synchronize data transfer between high and low speed clock domains

Integrated circuits, methods and interface circuitry to synchronize data transfer between high and low speed clock domains

US Patent 10014041 · Granted Jul 3, 2018

Estimated economic value: $20,406,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing clock trigger signals for asynchronous clock domains2025
Dynamic control of a multi-trim oscillator2025
Hardware-based security authentication2025
Method and apparatus for early detection of signal excursion out of frequency ra2024
FSM based clock switching of asynchronous clocks2024
Device trimming via direct memory access2024
Interrupt handling method and apparatus for slow peripherals2024
Interrupt handling method and apparatus for slow peripherals2024
Interrupt handling method and apparatus for slow peripherals2024
Lockstep comparators and related methods2024
Hardware-based security authentication2023
Lockstep comparators and related methods2022