Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus to reduce panel power through horizontal interlaced addressing

Method and apparatus to reduce panel power through horizontal interlaced addressing

US Patent 10013940 · Granted Jul 3, 2018

Estimated economic value: $541,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multi-function smart tokenizing electronic payment device2025
Method and apparatus of multi-modal illumination and display for improved color 2025
Method and apparatus to form a virtual power generation collective from a distri2025
Multi-function electronic payment card and device system2024
Multi-function electronic payment card and device system2024
Apparatus and method for creating highly-functional meta-materials from luminesc2024
Method and apparatus of multi-modal illumination and display for improved color 2023
Method and apparatus to form a virtual power generation collective from a distri2023
Multi-function smart tokenizing electronic payment device2023
Multi-function electronic payment card and device system2022
Method and apparatus of a multi-modal illumination and display for improved colo2022
Multi-function smart tokenizing electronic payment device2021