Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

System and method for threshold logic with electrostatically formed nanowire transistors

US Patent 10002964 · Granted Jun 19, 2018

Assignee

Inventors

View full patent text on Google Patents →