Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for reducing core-to-core mismatches in SOC applications

Method for reducing core-to-core mismatches in SOC applications

US Patent 10002802 · Granted Jun 19, 2018

Estimated economic value: $6,321,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression system calibration2025
Platform and see-through display having lens displaying content on front and bac2025
Engineered electro-optic devices2025
Semiconductor device structure and method for forming the same2025
Different via configurations for different via interface requirements2025
Reworkable inter-substrate bond structure2025
Dielectric structures for semiconductor device structures2025
Active photonic devices incorporating high dielectric constant materials2025
Semiconductor device and method of forming the same2025
Tilt calibration for probe systems2025
Semiconductor device structure and methods of forming the same2025
Different via configurations for different via interface requirements2024