| 12362767 |
Digital signal symbol decision generation with corresponding Forney-based confidence level |
Oz Harel, Yair Yakoby |
2025-07-15 |
| 12034575 |
Clock and data recovery circuit and feed forward equalizer decoupling |
Yair Yakoby, Oz Harel |
2024-07-09 |
| 12003355 |
Digital signal symbol decision generation with corresponding confidence level |
Oz Harel, Yair Yakoby |
2024-06-04 |
| 11742869 |
Analog-to-digital converter to identify properties of transmitted signals |
Anthony Eugene Zortea, Boris Sharav, Mor Goren, Alik Gorshtein, Nir Sheffi |
2023-08-29 |
| 11502815 |
Impairment detector for digital signals |
Raanan Ivry |
2022-11-15 |
| 11171816 |
Parallel decision feedback equalizer partitioned for high throughput |
Matan Groen, Chen Gaist |
2021-11-09 |
| 11108536 |
Method and apparatus for performing clock and data recovery (CDR) |
David (Dima) Rohlin, Matan Groen |
2021-08-31 |
| 11070224 |
Method and apparatus for implementing multirate SerDes systems |
Adam Kaminer, David (Dima) Rochlin, Raanan Ivry |
2021-07-20 |
| 10756682 |
Compensating for transmitter nonlinearities |
Shai Cohen, Liron Gantz |
2020-08-25 |
| 10735010 |
CDR-based timing skew calibration |
David (Dima) Rohlin |
2020-08-04 |