{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Numascale As", "item": "https://www.patentleaderboard.com/company/numascale-as"}, {"@type": "ListItem", "position": 3, "name": "Einar Rustad", "item": "https://www.patentleaderboard.com/inventor/fl:ei_ln:rustad-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
ER

Einar Rustad — 7 Patents

NANumascale As: 6 patents #1 of 8Top 15%
Oslo, NO: #208 of 2,623 inventorsTop 8%
Overall (All Time): #680,018 of 4,157,543Top 20%
7 Patents All Time
Einar Rustad has been granted 7 US patents while listed as an inventor at Numascale As. The first was granted in 1995 and the most recent in August 2025. Einar Rustad ranks #680,018 of 4,157,543 US inventors in our database (top 16.4%). Patent records list Einar Rustad in Oslo, NO.

Patents per Year

Patents granted per year, 1995 to 2025Bar chart with a peak of 2 patents in 2021.peak 21995: 1 patents19952021: 2 patents20212022: 1 patents20222023: 2 patents20232025: 1 patents2025

Issued Patents All Time

Showing 1–7 of 7 patents

Patent #TitleCo-InventorsDate
12399831 Snoop filter scalability Thibaut Palfer-Sollier, Steffen Persvold, Helge Simonsen, Mario Lodde, Thomas Moen +2 more 2025-08-26
11755485 Snoop filter device Thibaut Palfer-Sollier, Steffen Persvold, Helge Simonsen, Mario Lodde, Thomas Moen +2 more 2023-09-12
11688482 Digital circuit testing and analysis module, system and method thereof Thibaut Palfer-Sollier, Steffen Persvold 2023-06-27
11461234 Coherent node controller Thibaut Palfer-Sollier, Steffen Persvold 2022-10-04
11157405 Programmable cache coherent node controller Helge Simonsen, Steffen Persvold, Goutam Debnath, Thomas Moen 2021-10-26
10956329 Cache coherent node controller for scale-up shared memory systems having interconnect switch between a group of CPUS and FPGA node controller Helge Simonsen, Steffen Persvold, Goutam Debnath, Thomas Moen 2021-03-23
5442760 Decoded instruction cache architecture with each instruction field in multiple-instruction cache line directly connected to specific functional unit Bjorn O. Bakka, Inge Lars Birkeli, Nils A. Orthe 1995-08-15