| 11656874 |
Asymmetrical processor memory architecture |
Daniel Laroche, Trevor Burton, Ali Osman Ors |
2023-05-23 |
| 10241946 |
Multi-channel DMA system with command queue structure supporting three DMA modes |
Michael J. Rochford, Rabindra Guha, Daniel Laroche |
2019-03-26 |
| 9798550 |
Memory access for a vector processor |
Ali Osman Ors, Daniel Laroche |
2017-10-24 |
| 9727526 |
Apparatus and method of vector unit sharing |
Ali Osman Ors, Daniel Laroche |
2017-08-08 |
| 8135768 |
Adder with reduced capacitance |
— |
2012-03-13 |
| 8024549 |
Two-dimensional processor array of processing elements |
— |
2011-09-20 |
| 7805578 |
Data processor apparatus and memory interface |
Denny Wong |
2010-09-28 |
| 7757048 |
Data processor apparatus and memory interface |
Denny Wong |
2010-07-13 |
| 7272691 |
Interconnect switch assembly with input and output ports switch coupling to processor or memory pair and to neighbor ports coupling to adjacent pairs switch assemblies |
Eric Giernalcyzk, Richard Beriault |
2007-09-18 |
| 7185174 |
Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports |
Eric Giernalczyk, Richard Beriault |
2007-02-27 |