Issued Patents All Time
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 10331823 | Method and system of fast nested-loop circuit verification for process and environmental variation and hierarchical circuits | Trent Lorne McConaghy, Joel Cooper, Jeffrey Dyck | 2019-06-25 |