TT

Tou Nou Thao

LS Lattice Semiconductor: 2 patents #213 of 544Top 40%
📍 San Jose, CA: #17,604 of 32,062 inventorsTop 55%
🗺 California: #185,134 of 386,348 inventorsTop 50%
Overall (All Time): #2,111,533 of 4,157,543Top 55%
2
Patents All Time

Issued Patents All Time

Showing 1–2 of 2 patents

Patent #TitleCo-InventorsDate
8010871 Auto recovery from volatile soft error upsets (SEUs) San-Ta Kow, Ann Wu 2011-08-30
7596744 Auto recovery from volatile soft error upsets (SEUs) San-Ta Kow, Ann Wu 2009-09-29