| 11729345 |
Digital encoding algorithm for pixelated detectors |
Antonino Miceli, Chris J. Jacobsen |
2023-08-15 |
| 8823561 |
In-system reconfigurable circuit for mapping data words of different lengths |
David A. Pierce, Jin Zhang |
2014-09-02 |
| 8495264 |
Alignment circuit for parallel data streams |
Jin Zhang |
2013-07-23 |
| 8165164 |
In-system reconfigurable circuit for mapping data words of different lengths |
David A. Pierce, Jin Zhang |
2012-04-24 |
| 8138790 |
Latency measurements for wireless communications |
James Doubler, Jin Zhang |
2012-03-20 |
| 7924054 |
Latency measurements for wireless communications |
James Doubler, Jin Zhang |
2011-04-12 |
| 7743296 |
Logic analyzer systems and methods for programmable logic devices |
David A. Pierce, Brian M. Caslis |
2010-06-22 |
| 7606851 |
Correlator having user-defined processing |
David A. Pierce |
2009-10-20 |
| 7536615 |
Logic analyzer systems and methods for programmable logic devices |
David A. Pierce, Brian M. Caslis |
2009-05-19 |
| 6938197 |
CRC calculation system and method for a packet arriving on an n-byte wide bus |
James Doubler, Shu Yuan |
2005-08-30 |
| 5838698 |
Alignment of parity bits to eliminate errors in switching from an active to a standby processing circuit |
James Doubler |
1998-11-17 |