TO

Tyusei Ogawa

KT Kabushiki Kaisha Toshiba: 1 patents #13,537 of 21,451Top 65%
Overall (All Time): #3,723,852 of 4,157,543Top 90%
1
Patents All Time

Issued Patents All Time

Showing 1–1 of 1 patents

Patent #TitleCo-InventorsDate
5663892 Method of compacting layouts of semiconductor integrated circuit designed in a hierarchy Sachio Hayashi 1997-09-02