| 10860520 |
Integration of a virtualized input/output device in a computer system |
Rick C. Hetherington, Harry Stuimer, Hongping Li, John R. Feehrer |
2020-12-08 |
| 10853303 |
Separation of control and data plane functions in SoC virtualized I/O device |
John R. Feehrer, Matthew Cohen, John G. Johnson, Alan Adamson, Julia Harper |
2020-12-01 |
| 10817456 |
Separation of control and data plane functions in SoC virtualized I/O device |
John R. Feehrer, Matthew Cohen, Tayfun Kocaoglu, John G. Johnson, David M. Kahn +6 more |
2020-10-27 |
| 10296356 |
Implementation of reset functions in an SoC virtualized device |
John R. Feehrer, Sriram Jayakumar, Matthew Cohen, Julia Harper, Alan Adamson +1 more |
2019-05-21 |
| 8176304 |
Mechanism for performing function level reset in an I/O device |
Arvind Srinivasan, Louise Yeung, Marcelino M. Dignum, John E. Watkins |
2012-05-08 |
| 8145967 |
System and method for verifying the receive path of an input/output component |
Arvind Srinivasan |
2012-03-27 |
| 8078928 |
System and method for verifying the transmit path of an input/output component |
Arvind Srinivasan |
2011-12-13 |
| 8032669 |
Universal DMA (direct memory access) architecture |
Arvind Srinivasan, Elisa Rodrigues |
2011-10-04 |
| 8006016 |
Hiding system latencies in a throughput networking systems |
Shimon Muller, Michael Wong |
2011-08-23 |
| 7992144 |
Method and apparatus for separating and isolating control of processing entities in a network interface |
Ariel Hendel, Yatin Gajjar, May Lin, Michael Wong |
2011-08-02 |
| 7987306 |
Hiding system latencies in a throughput networking system |
Shimon Muller, Michael Wong |
2011-07-26 |
| 7889734 |
Method and apparatus for arbitrarily mapping functions to preassigned processing entities in a network system |
Ariel Hendel, Yatin Gajjar, May Lin, Michael Wong |
2011-02-15 |
| 7836328 |
Method and apparatus for recovering from system bus transaction errors |
John E. Watkins, Arvind Srinivsan, Babu Rao Kandimalla, Nimita Taneja |
2010-11-16 |
| 7779164 |
Asymmetrical data processing partition |
Ariel Hendel, Yatin Gajjar, May Lin, Michael Wong |
2010-08-17 |
| 7706289 |
System and method for validating packet classification |
Arvind Srinivasan, Saranga P. Pogula |
2010-04-27 |
| 7647444 |
Method and apparatus for dynamic hardware arbitration |
Marcelino M. Dignum |
2010-01-12 |
| 7567567 |
Network system including packet classification for partitioned resources |
Shimon Muller, Ariel Hendel, Yatin Gajjar, Michael Wong, May Lin |
2009-07-28 |
| 7529245 |
Reorder mechanism for use in a relaxed order input/output system |
Shimon Muller, Michael Wong |
2009-05-05 |
| 7500046 |
Abstracted host bus interface for complex high performance ASICs |
Arvind Srinivsan, Carl Stanley Childers |
2009-03-03 |
| 7447777 |
Switching system |
Ratinder Paul Singh Ahuja, Susan Carrie, Chien-Chang Chou, Erik de la Iglesia, Miguel Gomez +7 more |
2008-11-04 |
| 7353360 |
Method for maximizing page locality |
Shimon Muller, Michael Wong |
2008-04-01 |
| 7298746 |
Method and system for reassembling and parsing packets in a network environment |
Erik de la Iglesia, Miguel Gomez, Chien-Chang Chou, Kiet Tran |
2007-11-20 |
| 7152124 |
Method and system for maintaining temporal consistency of resources and data in a multiple-processor packet switch |
Susan Carrie, Erik de la Iglesia |
2006-12-19 |
| 6781990 |
Method and system for managing traffic in a packet network environment |
Todd Wayne |
2004-08-24 |
| 5845152 |
Method for transmission of isochronous data with two cycle look ahead |
Eric W. Anderson, Michael K. Eneboe, Erik P. Staats |
1998-12-01 |
