Issued Patents All Time
Showing 1–1 of 1 patents
| Patent # | Title | Co-Inventors | Date |
|---|---|---|---|
| 12481584 | Dual cache architecture and logical-to-physical mapping for a zoned random write area feature on zone namespace memory devices | Pritham Shetty, Manoj Selvam | 2025-11-25 |