| 11223439 |
Maintaining a time of day in a physical layer circuit including compensating for drift away from a grandmaster time |
Ramya Krishna Devineni, Donald Pannell, Hong Yu Chou |
2022-01-11 |
| 10862601 |
Bridges including physical layer devices for indicating transmission times of synchronization frames by modifying previously generated corresponding follow up frames |
Ramya Krishna Devineni, Donald Pannell, Hong Yu Chou |
2020-12-08 |
| 10498475 |
Maintaining a time of day in physical layer circuit of a network device while periodically compensating for drift away from a master time of a grandmaster clock |
Ramya Krishna Devineni, Donald Pannell, Hong Yu Chou |
2019-12-03 |
| 10298344 |
Systems and methods for indicating when frames egress a PHY module of a network device |
Ramya Krishna Devineni, Donald Pannell, Hong Yu Chou |
2019-05-21 |
| 10084559 |
System and method for maintaining a time of day in a port of a PHY module |
Ramya Krishna Devineni, Donald Pannell, Hong Yu Chou |
2018-09-25 |
| 4884165 |
Differential line driver with short circuit protection |
William Jiang, Wallace Chi-Hua Chan |
1989-11-28 |
| 4714877 |
Three-voltage level detector for indicating a high level, mid-level or low level voltage |
— |
1987-12-22 |
